CS-12

0	ADCA / MCA (III Year)
31	Term-End Examination
03	June, 2011

CS-12 : COMPUTER ARCHITECTURE

Time : 3 hours

Maximum Marks: 75

- **Note :** Question no. 1 is compulsory. Answer any three questions from the rest.
- (a) The SPARC architecture can be 10 implemented with two to eight register windows for a total of 40 to 130 GPRs (general purpose registers) in the Integer Unit. Explain how the GPRs are organised into Overlapping Windows in each of the following designs :
 - (i) Use 10 GPRs to construct two windows
 - (ii) Use 72 registers (GPRs) to construct four windows.
 - (iii) In which sense the SPARC is considered a scalable architecture ?
 - (iv) Explain how to use the overlapped windows for parameter passing between the calling procedure and the called procedure.

(b) Compare between multiprocessor and multi
7 computer systems ? Also, explain various classification of multiprocessor systems.

5

- (c) Explain the relationship between the integer unit and floating point unit in a RISC processor with scalar or super scalar organisations.
- (d) Define multivector computing. Also, 5 explain, how multivector computing is useful for super computers ?
- (e) Compare between 'Private Cache' and 3 'Shared Cache'.
- (a) Describe the importance of dynamic 8 interconnection network characteristics in terms of minimum latency for unit data transfer, writing complexity, connectivity and routing complexity.
 - (b) What are the important characteristics of parallel algorithms which are machine implementable? Also, explain suitability of parallel machines in implementation of these characteristics.
- (a) Illustrate a diagram showing a synchronous 5 bus timing using a four edge hand shaking (Inter locking) with variable length signals for different speed devices.
 - (b) What causes a processor pipeline to be under 5 pipelined ?
 - (c) Compare and Contrast Central Arbitration 5 with Distributed Arbitration.

CS-12

2

4. (a) Make a data flow graph of the following **5** expression evaluation :

X = (a*c)/(b*a) - (d+c)

- (b) What makes the design of pipeline 10 processors challenging ? What are exception conditions ? Briefly discuss the procedure to be followed when exceptions occur. What are other issues which complicate the problem ?
- 5. Write short notes on the following : 15
 - (a) Full Scale Vector Super Computers
 - (b) VLIW Architecture
 - (c) Hypercube inter connection Architecture
 - (d) SIMD
 - (e) MIMD

3

٠