B.TECH. IN ELECTRONICS AND COMMUNICATION ENGINEERING (BTECVI) Term-End Examination June, 2014

BIELE-015 : COMPUTER ARCHITECTURE

Time : 3 hours	Maximum	Marks	:	70

Note : Attempt any seven questions. All questions carry equal marks. Any missing data may be suitably assumed.

- (a) Explain the difference between structure 5 and behaviour in the digital system context.
 - (b) Give a gate level realization of full adder using AND-OR circuits only. Also write their sum and carry expressions in SOP and POS form.
- 2. (a) List various design aspects in the processor 5 level design. How performance measurement is performed for processor level design ?
 - (b) With block diagram, explain the function 5 of Micro Programmed Control Unit.
- 3. (a) Write a program to evaluate the arithmetic 5 statement

Z:=X+Y

with single address instructions (accumulator based CPU) and two address instructions.

BIELE-015

- (b) What do you understand by addressing 5 modes ? Discuss the various types of addressing modes.
- 4. (a) Explain Booth's algorithm suitable for 5 multiplication of binary numbers represented in 2'S complement form.
 - (b) Perform the multiplication of following 5 using Booth algorithm :

$$(-4)^*(-5)$$

5. Define the following :

- (a) Micro operation
- (b) Micro program
- (c) Micro instruction
- (d) Program Controlled Instructions
- 6. (a) What do you mean by property of locality 5 of reference ?
 - (b) Explain the concept behind the address 5 translation or address mapping. Give the names of different schemes of address mapping.
- 7. Assume, we have a machine where the CPI (Cycle 10 Per Instructions) is 2.0 when all memory accesses hit in the cache. The only data accesses are loads and stores and these total is 40% of the instructions. If the miss penalty is 25 clock cycle and the miss rate is 2%, how much faster would the machine be, if all instruction were cache hits ?
- 8. Explain virtual memory organisation and 10 mapping techniques used for it.

BIELE-015

4x2.5

9.	(a)	What are the various synchronization	5
		problems in system management ?	

- (b) What is interrupt ? Give the different sources 5 of interrupts and explain about them.
- **10.** (a) Give the concept of redundancy in **5** association with fault tolerance.
 - (b) Write down the difference between the 5 isolated mapped I/O and the memory mapped I/O.