**BIEL-012** 

## B.Tech. ELECTRONICS AND COMMUNICATION ENGINEERING (BTECVI) 00714 Term-End Examination June, 2014

## BIEL-012 : ANALOG AND MIXED MODE VLSI DESIGN

Time : 3 hours

Maximum Marks: 70

**Note :** Attempt any **seven** questions. All questions carry equal marks.

1.	(a) (b)	Illustrate the concept of mixed signal design with the help of an example. Explain the mixed signal layout issues.	5 5
2.	Explain a simple sample and hold circuit with the help of a circuit diagram and characteristics graph.		10
3.	For let 1 Dete	a 3-bit DAC with R-2-R ladder architecture, R = 1 k $\Omega$ , R <sub>F</sub> = 2 k $\Omega$ and V <sub>ref</sub> = 5 V. ermine I <sub>tot</sub> and V <sub>out</sub> for D = 100 and 101.	10
4.	Wit] and	h the help of a neat diagram, explain cyclic pipelined DAC.	10
BIEL	-012	1 P.	<b>T.O</b> .

Discuss in detail the structure of Analog 5. 10 multiplier with suitable diagram. Develop an expression for the effective number 6. of bits in terms of measured SNR if the input sine wave has a peak amplitude of 40% of  $(V_{ref +} - V_{ref -})$ 10 Describe the accumulate and dump circuit for 7. decimation and averaging with the help of block 10 diagram. What are the delay elements ? Explain how they 8. are realized using pass transistors, inverters and clocked CMOS. 10 Explain small signal bandwidth output swing, 9. linearity, supply rejection and slew rate with reference to an OP-AMP. 10 10. Write short notes on any *two* of the following :  $5 \times 2 = 10$ **DAC** specifications (i) Accuracy issues of flash ADC (ii)(iii) Band Pass Sync filters

2