01010

B.TECH. IN ELECTRONICS AND COMMUNICATION ENGINEERING (BTECVI)

Term-End Examination June, 2013

BIELE-015: COMPUTER ARCHITECTURE

	ıe : 3 h		Maximu m Marks : 70			
Note: Attempt any seven questions. All questions carry equal marks. Any missing data may be suitably assumed.						
1.	(a)	Explain what is meant by a hardwired implementation of a control input?	5			
	(b)	Explain the function of arithmatic circuit with the help of circuit diagram.	5			
2.	(a)	What is meant by cache mapping? What are different types of mapping? Discuss different mapping techniques with examples.	5			
	(b)	When a DMA module takes control of a bus and while it retains control of the bus, what does the processer do?	5			
3.	diag	lain microprogram sequences with block gram. Compare horizontal and vertical nisation.	10			

4. (a) Show that for an n-level hierarchical 6 memory system the average access time

$$T(n) = \sum_{i=1}^{n} [H(s_n) - H(s_{i-1})] t_i$$

Where t_i is the access time of i^{th} level.

(b) Give an algorithm for floating point addition. Illustrate it with an example.

4

4

- 5. (a) Write short note on pipeline processing.
 - (b) The details of four level hierarchical memory 6 system are summarized as follows:

	Component	Access	
Level	type	time	hit ratio
	ECL main		
1	memory	$t_1 = 100 \text{ ns}$	$H(S_1) = 0.6$
2	Core memory	$t_2 = 10 \mu s$	$H(S_2) = ?$
3	Disk	$t_3 = 0.5 \text{ ms}$	$H(S_3) = 0.9$
4	Tape	$t_4 = 50 \text{ ms}$	$H(S_4) = 1$

Determine $H(s_2)$ if the average access time of this memory hierarchy is found to be 5.1005 ms.

6. Draw the data-path of the 2's - complement 10 multiplier. Give the Robertson's multiplication algorithm for 2's complement fractions. Also illustrate the algorithm for 2's - complement fraction by a suitable example.

- 7. (a) Using LRU policy, calculate the hit ratio for 6 the s beam of page references
 2, 3, 2, 4, 6, 2, 5, 6, 1, 4, 6
 Assume the main memory has three frames and initially all of them are vacant.
 - (b) What do you understand by multilevel 4 memories? Explain using suitable diagrams.
- 8. Construct 512 bytes RAM and 512 bytes ROM 10 using 128×8 RAM and 512×8 ROM.
- **9.** (a) Write a short note on RISC based instruction 5 format.
 - (b) Differentiate RISC and SISC based 5 microprocessors.
- 10. Write short notes on any two of the following: 2x5=10
 - (a) Programmed I/O
 - (b) Interrupt driven I/O
 - (c) DMA controlled I/O