# B.TECH. IN ELECTRONICS AND <br> COMMUNICATION ENGINEERING (BTECVI) 

Term-End Examination
June, 2013

## BIELE-011 : DIGITAL SYSTEM DESIGN

Time : 3 hours
Maximum Marks : 70
Note : Attempt any five questions. All questions carry equal marks.

1. (a) With a neat block diagram and functional 10 tables, explain the operation of serial adder with accumulator.
(b) What is Digital Design concept ?

4
2. (a) Differentiate between PAL and PLAs. 10 Implement following functions, using a suitable PLA :
$F_{1}(A, B, C, D)=\Sigma m(2,3,5,7,8,9,10,11,13,15)$
$\mathrm{F}_{2}(\mathrm{~A}, \mathrm{~B}, \mathrm{C}, \mathrm{D})=\Sigma \mathrm{m}(2,3,5,6,7,10,11,14,15)$
$F_{3}(A, B, C, D)=\Sigma m(6,7,8,9,13,14,15)$
(b) Give applications of ROM and PROM.
3. (a) Write a VHDL program for the function
$Y=A B+C \bar{D}$ using
(i) Behavioral modelling
(ii) Structural modelling
(b) What do you mean by Event and 4 Transaction? Give suitable example.
4. (a) Design a 3 digit BCD to binary converter. 10 Draw the block diagram and the state diagram.
(b) Design a 2 bit $\times 2$ bit multiplier using 4
address and gates.
5. (a) Using MSI Decoder design a LST circuits. 10
(b) Write application of $8 \times 02$ in system control 4 design.
6. (a) Explain operator overloading with 10 examples.
(b) Draw hazards excitation map by MEV 4
method.
7. Write short notes on any four of the following:
(a) Fundamental of sequential machine $3^{1 / 2} \times 4=14$
(b) Signal attributes
(c) Signal assignments
(d) FDLA
(e) DFD

