BIELE-006

DIPLOMA IN ECE ENGINEERING
Term-End Examination
June, 2013

BIELE-006 : ELECTRONIC PRODUCT DESIGN

Time : 2 hours

Maximum Marks : 70

- *Note* : (i) Attempt **any five** questions in all. (ii) Question no. **1** is **compulsory**.
- (a) What's the need of regulated dc power supply? 7x2=14
 - (b) List the specifications of input power.
 - (c) Define Moore and Mealy machines.
 - (d) List the merits of ASM over FSM.
 - (e) Draw Bandpass filter response and brief it.
 - (f) Explain Pole, zero and order of a filter.
 - (g) Define data acquisition system.
- Explain combinational and sequential circuit 14 design with suitable examples.
- (a) Design a combinational circuit using ROM, 7 which accepts a 3 bit number and generates an output binary number equal to the square of input number.
 - (b) Compare FSM and ASM. Also explain 7 features of ASM.

BIELE-006

- Design a sequence detector which generates an 14 output z = 1, whenever the string is 0110 and generates a 0 at all other times. Implement the circuit using D flip flops. Overlapping is allowed.
- 5. (a) Show that any second order KRC filter, in 7 which K appears only in the s-term in denominator has always $S_k^a > 2a - 1$.
 - (b) Design a Cauer low pass filter with 7 $f_C = 1KH_Z$, $f_S = 1.3KH_Z$, $A_{max} = 0.1$ dB, $A_{min} = 40$ dB and dc gain $H_O = 0$ dB.
- Explain the concept of cascading of filters to 14 design higher order filters, with the help of an example.
- Explain the interfacing of Relay, Display and DAC 14 with PWM for analog output in data acquisition system.
- 8. Write short note on *any four* : $3\frac{1}{2}x4=14$
 - (a) Mealy and Moorey Models.
 - (b) Indicator for over voltage and current.
 - (c) ASM technique.
 - (d) D Flip Flop versus T Flip Flop.
 - (e) Frequency Response Simulation.
 - (f) Analog Signal Conditioning System.