00810

B.TECH. IN ELECTRONICS AND COMMUNICATION ENGINEERING (BTECVI)

Term-End Examination

June, 2013

BIELE-003 : MODELING AND TESTING OF DIGITAL SYSTEMS

Time: 3 hours			Maximum Marks : 70	
Note) Attempt any seven question i) Assume suitable missing dat		
1.	(a) (b)	Discuss the role of HDLs in industry. Mention different in market. Explain EDA tools used for	HDLs available	
2.	Explain data objects and data types in detail. 1			
3.	Explain generics and configurations. Why these are used?			
4.	Write a VHDL program for four bit shift register, using behavioural modelling.			
5.	(a) (b)	Explain inertial and transport the help of suitable example Consider a gate level implementation. Design an economic test this full adder circuit.	e. nentation of full 5	

- 6. Analyze the equivalency of stuck at faults in an AND-OR circuit implementing XOR function and identify the minimum number of tests detecting all testable faults.
- 7. Define controllability and observability and 10 explain random test generation method.
- 8. Explain classical scan designs and boundary scan 10 standards in detail.
- 9. With the help of suitable example, explain test pattern generation for Built in self test architecture.
- 10. Write short notes on any two: 5x2=10
 - (a) Resolved signal values.
 - (b) Design flow for circuit design.
 - (c) Design system testing issues.