B.TECH. COMPUTER SCIENCE AND ENGINEERING (BTCSVI)

Term-End Examination June, 2013

BICS-022: COMPUTER ARCHITECTURE

Tim	e : 3 h	ours Maximum Marks	Maximum Marks : 70	
Note: Attempt any seven questions. All questions carry equal marks.				
1.	(a)	What is cache coherence, and why it is important in shared - memory multiprocessor system?	6	
	(b)	How many switch points are there in a crossbar switch network that connects p processors to m memory modules?	4	
2.	Show how a compiler would schedule the sequence of any operations for execution on a VLIW processor with 3 execution units.		10	
3.	(a)	Describe the various types of parallel architecture.	5	
	(b)	Differentiate between RISC and CISC instruction sets.	5	

What is hit ratio? Discuss any method to 5 4. (a) reduce cache misses. 5 Discuss the hazards associated with (b) pipelining. Show with timing diagrams instances of 10 5. synchronous bus output to a slave from a bus master. What is the advantage of using interrupt 6. (a) 5 initiated data transfer over transfer under program control without an interrupt? 5 (b) Why does unrolling a loop often improve performance? 4 7. Give two advantages of GPR organizations (a) over stack - based organizations. 6 (b) Why do systems that use demand paging generally deliver higher performance than those that use virtual memory? 5 8. Discuss the difference between tightly (a) coupled multiprocessors with loosely

BICS-022

(b)

List the various memory issues in multicore

5

coupled multiprocessors

processor based systems.

- 9. (a) Why is the data transfer slow in RAID level 6 scheme?
 - (b) Why does a hypercube 64 processor network 5 use a snoopy bus protocol and a 64 processor multistage network, a directory based protocol?

5

- 10. (a) What are the advantages of using a standard input / output bus in a design, as opposed to a direct connection between the processor and each input/ output device?
 - (b) Explain daisy chain method used in bus arbitration.