No. of Printed Pages: 2

BIELE-011

## B.Tech. – VIEP – ELECTRONICS AND COMMUNICATION ENGINEERING (BTECVI)

## **Term-End Examination**

00371

December, 2017

## **BIELE-011 : DIGITAL SYSTEM DESIGN**

Time : 3 hours

Maximum Marks : 70

Note: Attempt any seven questions. All questions carry equal marks. Use of scientific calculator is allowed.

1. Expand the following function (f) to minterms and maxterms. Implement the function (f) using NAND gates only.  $f = (A + \overline{B}) (CD + \overline{E})$ 

2. Draw and explain the function of a 4-bit ring counter with its sequence table and state diagram. 10

- Besign a 128 × 1 multiplexer by using 4 × 1 MUX only. How many numbers of 8 × 1 MUX are required to have a 256 × 1 MUX?
- 4. Design and implement an asynchronous 4-bit down counter using JK flip-flops. Draw the excitation table and corresponding state diagram also. 10

BIELE-011

5. Write a VHDL procedure ADDREC, which will add two N-bit vectors and a carry and returns an N-bit sum and a carry. The procedure call is of the form

6. Explain the different types of fault models and fault types in a PLA. Plot the following PLA on the map. Identify the undetectable faults.

<b>x</b> 1	<b>x</b> <sub>2</sub>	x <sub>3</sub>	<b>x</b> 4	$\mathbf{z}_1$	$\mathbf{z}_2$
0	2	2	1	1	0
2	1	1	2	1	1
0	1	2	1	0	1

- 7. What is a ROM ? Draw the ROM cell and explain its operation.
- 8. Design a Finite State Machine (FSM) that counts the following decimal sequence :

3, 7, 2, 6, 3, 7, 2, 6, ...

The count is to be represented directly by the contents of the D flip-flops. The counting starts when the control input C is asserted and stops whenever C is deasserted. Assume that the next state from all unused states is the state for the first count in the sequence.

 Design a 2-bit up counter using D flip-flops and implement it using suitable PAL.
10

10

10

10