No. of Printed Pages: 2

Time: 3 hours

BIELE-003

BIELE-003

Maximum Marks: 70

P.T.O.

## B.Tech. - VIEP - ELECTRONICS AND COMMUNICATION ENGINEERING (BTECVI)

## Term-End Examination December, 2015

## BIELE-003: MODELLING AND TESTING OF DIGITAL SYSTEMS

| Note: Attempt any seven questions. All questions carry equal marks. Missing data, if any, may be suitably assumed and mentioned. Use of scientific calculator is permitted. |     |  |    |  |  |
|---|-----|--|----|--|--|
| 1.  |     | erentiate between Behavioural Modelling and actural Modelling with the help of an example.   | 10 |  |  |
| 2.  | (a) | Write VHDL code for a full subtractor using logic equations.                                 | 5  |  |  |
|   | (b) | Explain signal attributes with an example.   | 5  |  |  |
| <b>3.</b>   | (a) | Differentiate between inertial delay and transport delay with the help of suitable examples. | 5  |  |  |
|   | (b) | Define Generics. Write an entity for an AND gate that has three generics                     |    |  |  |
|   |     | aggoriated with it   | _  |  |  |

1

| 4.  |  | is operator overloading? Write VHDL age with overload operators for bit vectors.  | 10       |
|-----|--|---|----------|
| 5.  | (a)  | What is subprogram? Explain it with a suitable example.   | 5        |
|     | (b)  | What is fault dominance? Explain it with a suitable example.  | 5        |
| 6.  | Discu<br>circui  | ass different types of faults found in digital its.   | 10       |
| 7.  | (a)  | Why is testing required for digital circuits? What is meant by observability and controllability of the circuit?                    | 5        |
|     | (b)  | Explain single and multiple stuck faults, with suitable examples.   | 5        |
| 8.  | Explain Ad-hoc design for testability techniques with suitable diagrams. |   |          |
| 9.  | (a)<br>(b)   | Draw and explain typical BIST hardware.  Explain Pseudo-exhaustive testing and Pseudo-random testing.                               | <i>5</i> |
| 10. | (a) (b) (c)  | e short notes on any <i>two</i> of the following: 2×5  Data Objects and Types  FPGA Architectures and Design  Classical Scan Design | =10      |
|     |  |   |          |