No. of Printed Pages : 2

BIEL-012

•

B.Tech. Electronics and Communication Engineering (BTECVI)					
0		Term-End Examination			
ě S	December, 2013				
⊖ B	SIEL-0	12 : ANALOG AND MIXED MODE VLS DESIGN	I		
Tim	e : 3 h	ours Maximum Marks	Maximum Marks : 70		
Not	e: (i) (ii)	Attempt <b>any seven</b> questions. All questions carry <b>equal marks</b> .			
1.	(a)	State the reasons for pedestal error, droop aperture error and sampling error.	5		
	(b)	Explain ADC specifications.	5		
2.	(a)	Define resolution, DNL, INL and VFS with respect to DAC.	5		
	(b)	Explain the concept of aliasing.	5		
3.	An 8 to co the $f_{clk}$	B bit single slope ADC with V <sub>ref</sub> = 5V is used onvert a slow moving analog signal. What is maximum conversion time with = 1 MHz ? What is the maximum frequency halog signal ?	10		
4.	Exp worl	lain qualitatively the architecture and king of a charge scaling DAC.	10		

## **BIEL-012**

**P.T.O.** 

- Discuss basic CMOS comparator design with the 10 help of suitable diagram.
- 6. Draw the circuit arrangement used for decimation 10 and averaging and explain the same. Also determine the transfer function for the same.
- Provide general interpolation topology. Draw and 10 explain the block diagram of a DAC with interpolator.
- 8. (a) Describe the submicron CMOS process 5 flow.
  - (b) Explain how MOSFET behaves as a capacitor and explain floating MOS capacitor also in brief.
- 9. With respect to the block diagram of a generic 10 OP-AMP, evolve and explain an OP-AMP design.
- 10. Write a short note on *any two* of the following :
  - (a) Mixed signal layout issues. 5x2=10
  - (b) 2 step flash ADC.
  - (c) Multiplying Quad.

BIEL-012

2