No. of Printed Pages : 2

B.Tech. – VIEP – ELECTRONICS AND COMMUNICATION ENGINEERING (BTECVI)

Term-End Examination June, 2016

BIELE-011 : DIGITAL SYSTEM DESIGN

Time : 3 hours

Maximum Marks: 70

Note: Attempt any seven questions. All questions carry equal marks. Use of scientific calculator is allowed.

- 1. Minimise the Boolean function $f(x_1, x_2, x_3, x_4, x_5)$ $= \sum m (0, 1, 2, 8, 9, 15, 17, 21, 24, 25, 27, 31)$ by using the tabular method. Show all prime implicants and essential prime implicants.
- Discuss the working of a Johnson ring counter 2. (4 bit). Design the same by using J-K flip-flop. State the steps/sequences it will go through, when it is loaded with initial value 1010.
- 3. Describe the process of controller and data path design with its block diagram and logic diagram. 10
- Design a 32×1 multiplexer by using 2×1 MUX 4. only. How many numbers of 16×1 MUX are required to have a 256×1 MUX ? 10

1

BIELE-011

10

P.T.O.

10

BIELE-011

5. instruction Explain What. is set ? an programmable controller with fixed instruction set with subroutine capability. 10 Design a ripple 3-bit down counter by using 6. (a) T flip-flop. 5 Explain about the race around condition (h) 5 and the remedy to overcome it. Write a data flow description for a 4-bit full 7. adder. Include initial carry also. 10 8. Design an asynchronous counter that counts the sequence 0, 1, 2, 4, 6, 5, 7 and repeats by using J-K flip-flop. 10 A binary counter is required to count up to 9. (a) 16383₁₀. How many flip-flops are required ? If the input clock frequency is 10.5 MHz, what is the frequency of the MSB output? 5 Write the Boolean expression for a 3-bit (b) comparator to produce A > B, A < B and A = B conditions. 5

1,000