No. of Printed Pages : 2

BIELE-013

## B.Tech. - VIEP - ELECTRONICS AND COMMUNICATION ENGINEERING (BTECVI)

00016

Term-End Examination December, 2014

## BIELE-013 : DEVICE MODELLING FOR CIRCUIT SIMULATION

Time: 3 hours Maximum Marks: 70

**Note:** Attempt any **seven** questions. All questions carry equal marks. Missing data may be suitably assumed. Calculators are permitted.

- Explain the effect of full-scaling and constantvoltage scaling on the operating characteristics of the MOS transistor.
- 2. Give the simplest current-voltage relationship of n-channel MOSFET used for LEVEL-1 in SPICE for
  - (i) Linear Region
  - (ii) Saturation Region

5+5

- 3. Explain the effect of base-narrowing in BJT's with suitable mathematical steps.
- **4.** Give the high frequency model of a diode and explain how we can measure the parameters of high-frequency model.

10

| <b>5</b> . | Expla   | ain the method used in the extraction of |     |
|------------|---|--|-----|
|            | MOS   | FET model parameters.                    | 10  |
| 6.         | Explain in brief the various channel mobility           |  |     |
|            | mode  | ls of MOSFET.                            | 10  |
| <b>7</b> . | Explain the small-signal model of BJT.                  |  | 10  |
| 8.         | What do you understand by SPICE and how will            |  |     |
|            | you d   | o the DC Analysis of a given circuit?    | 10  |
| 9.         | Discuss the principle of Heterojunction devices         |  |     |
|            | with suitable examples.                                 |  | 10  |
| 10.        | . Write short notes on any <i>two</i> of the following: |  | 5+5 |
|            | (i)   | MESFET                                   |     |
|            | (ii)  | JFET                                     |     |
|            | (iii)   | Drain Induced Barrier Lowering (DIBL)    |     |