0801

BIEE-017

B.TECH. - ELECTRICAL ENGINEERING Term-End Examination December, 2012 BIEE-017 : DIGITAL ELECTRONICS

Time : 3 hours Maximum Mark			Maximum Marks : 70
Not	e :	Attempt any seven qu	estions from question no 1 to 10 .
1.	(a)	Explain the workir	ng of full - Adder. Draw 8

its truth table.
(b) Execute the following program according 2 to Intel 8085 instructions.
L×1 H, 2000 H
MOV B, M

HLT

- Describe the Architecture of Intel 8086 10 Microprocessor.
- Describe the registers of Intel 8085 10 Microprocessor.

BIEE-017	7
----------	---

- 4. (a) Write an assembly language program 4 starting from memory location 2400 H to subtract digital number 48 stored in memory location 2421 H from decimal number 99 stored in memory location 2420 H. The answer should be in decimal numbers and stored in memory location 2422 H.
 - (b) Explain REP Prefix and Segment Override 6 Prefix.
- 5. Explain the following assembler directives 10
 (a) DB
 (b) DW
 (c) DD
 (d) EQU
 (e) END
- 6. What is an Interrupt ? Differentiate between 10Vectored interrupt and the nonvectored interrupt.Draw a possible vectored interrupt configuration.
- 7. Explain 4-bit synchronous binary counter. (a) 5 (b) Explain 4 bit up - down binary counter. 5 8. (a) How many flip-flops must be complemented 3 in a 10-bit binary ripple - counter to reach the next count after 0111111111 ? Construct a Johnson - counter with ten 7 (b) timing signals.

BIEE-017

2

- (a) Explain the 4-bit Bidirectional Shift Register 5
 with Parallel Load. Write it's function table also.
 - (b) Draw the logic diagram (showing all gates) 5 of a master - slave D flip - flop. Use NAND gates.
- 10. (a) Design a sequential circuit with JK flip flops 5 to satisfy the following state equations :
 - A (t+1) = A'B'CD + A'B'C + ACD + AC'D'
 - B(t+1) = A'C + CD' + A'BC'
 - C(t+1) = B
 - D(t+1) + D'
 - (b) Design a BCD to decimal decoder.

5